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Abstract—Previous cryogenic electronics studies are most
above 4.2K. In this paper we present the cryogenic characteriza-
tion of a 0.18µm standard bulk CMOS technology(1.8V and 5V)
at sub-kelvin temperature around 270mK. PMOS and NMOS
devices with different width to length ratios(W/L) are tested and
characterized under various bias conditions at temperatures from
300K to 270mK. It is shown that the 0.18µm standard bulk
CMOS technology is still working at sub-kelvin temperature.
The kink effect and current overshoot phenomenon are observed
at sub-kelvin temperature. Especially, current overshoot phe-
nomenon in PMOS devices at sub-kelvin temperature is shown
for the first time. The transfer characteristics of large and thin-
oxide devices at sub-kelvin temperature are modeled using the
simplified EKV model. This work facilitates the CMOS circuits
design and the integration of CMOS circuits with silicon-based
quantum chips at extremely low temperatures.
Index Terms—Cryogenic CMOS, characterization, modeling,
kink effect, current overshoot, sub-kelvin temperature.
I. INTRODUCTION
CRYOGENIC CMOS(cryo-CMOS) has been researchedin recent years due to the rise of quantum chip and
quantum computer research [1] [2]. CMOS circuits inte-
grated with quantum bits on the same substrate or standalone
CMOS circuits working at extremely low temperatures can
improve the scalability of quantum chips, system integration
and performance [3] [4]. However, cryo-CMOS circuits face
several changes such as refrigeration power, interconnection
and device modeling.
The applicable temperature for BSIM3 or BSIM4 model is
from - 40 to 125 in general. The characteristics of MOSFET
devices change due to freeze-out effect at low temperatures. At
present, CMOS technologies ranging from 0.35µm to 28nm
have been characterized and modeled at the liquid nitrogen
temperature(77K) and the liquid helium temperature(4.2K)
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[5]–[7]. However, the characteristic testing and modeling at
the sub-kelvin temperature are lacking [8].
The paper contains the characteristics of 0.18µm MOSFET
devices, kink effect and current overshoot phenomenon of
MOSFET at sub-kelvin temperature. The EKV model for
transfer characteristics of large size devices is provided, which
can be used for estimating power consumption of devices
and the simulation of CMOS circuits design at sub-kelvin
temperature.
II. CRYOGENIC MEASUREMENT SETUP
Measurements of CMOS transistors were performed with
two different gate oxide thicknesses(TOX) and a wide range of
device sizes at around 270mK, as shown in Table I. The tested
chip and chip-carrier were connected with Al-wire bonding.
The 3He refrigerator was used to cool devices. The devices
under test(DUT) were put into the dual in-line package(DIP)
socket at the bottom of the refrigerator and connected to
BNC connectors at the top of the refrigerator via cables. An
internal vacuum chamber was built around the sample, and
the sample was inserted into the cryostat to cool down to
around 270mK.All MOSFET electrical measurements were
performed using the Keysight B1500A semiconductor device
analyzer. The interconnection between the DUT and B1500A
was realized through BNC cables and BNC Triax to BNC
adapters.
TABLE I
SUMMARY OF CHARACTERIZED DEVICES
Technology SMIC 0.18µm Bulk CMOS 1P6M Process
Voltage and TOX 1.8V Thin 5V Thick
Type NMOS PMOS NMOS PMOS
W/L[µm/ µm]
10/10 10/10 10/10 10/10
10/0.6 10/0.6 10/2 10/2
10/0.2 10/0.18 10/0.65 10/0.5
10/0.18 10/0.16 10/0.5 10/0.45
10/0.16 0.3/0.6
Testing of the characteristics at around 270mK should limit
the power of devices, limited by the cooling power. For 1.8V
MOSFET, transfer characteristics in linear(|VDS | = 50mV )
and saturation regions (|VDS | = 1.8V ) for different substrate
bias voltages were measured on various devices in Table I;
output characteristics in zero substrate bias (|VBS | = 0V ) and
reverse bias voltage (|VBS | = 1.8V ) for different gate voltages
were measured. For 5V MOSFET, bias voltages changed.
Characteristics in other bias voltages were also measured at
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Fig. 1. Transfer characteristics of thin TOX MOSFET devices at sub-kelvin temperature. (a-d) Transfer characteristics of the large size NMOS device(W/L =
10µm/10µm) and the small size NMOS device(W/L = 0.22µm/0.18µm)VGS=0.3V→0.7V step=1mV , VBS=0V→-0.5V step=-0.1V , VDS=50mV or 1.8V .
(e-h) Transfer characteristics of the large size PMOS device(W/L = 10µm/10µm) and the small size PMOS device(W/L = 0.22µm/0.18µm)VGS=0V→-1.2V
or -1.8V step=-5mV , VBS=0V→1.8V step=0.3V , VDS=-50mV or -1.8V .
around 270mK. In addition to the above measurements, the
output characteristics were measured which were in different
hold-time and delay time.
III. CHARACTERIZATION
A. Transfer Characteristics
Fig.1 shows the transfer characteristics of large and small
thin TOX MOSFET devices. Fig.2 shows the transfer charac-
teristics of the thick TOX NMOS (W/L=0.3µm/0.6µm) and
PMOS (W/L =10µm/10µm) in liner region. The drain current
is still depending on the VGS and W/L. The threshold voltage
(Vth) changes with substrate bias voltage. Transfer character-
istics are similar to the usual results for MOSFET. Fig. 1(a,b)
give transfer characteristics of the large NMOS device at sub-
kelvin temperature. For the small NMOS device in Fig.1(c,d),
the Vth decreases rapidly because of drain induced barrier
lowering(DIBL) effect [9] [10]. The DIBL effect is also shown
in Fig.1(g,h).
An abnormal phenomenon about current step is shown in
Fig.1(d); for VBS = 0 in Fig.1(b), we can observe current
step phenomenon also. When the gate to source voltage (VGS)
reaches Vth, IDS suddenly changes into microamperes(µA)
current. The abnormal phenomenon prohibits the use of small
NMOS devices in saturation region for extremely low-power
circuits.
B. Output Characteristics and Kink Effect
We have plotted in Fig.3(a-d) output characteristics of thin
and thick TOX MOSFET devices, obtained at sub-kelvin
Fig. 2. Transfer characteristics of thick TOX MOS at sub-kelvin tem-
perature. (a) Transfer characteristics of the small size NMOS device(W/L
= 0.3µm/0.6µm), VGS=0V→3V step=10mV , VBS=0V→-5V step=-1V ,
VDS=50mV ; (b) Transfer characteristics of the large size PMOS device(W/L
= 10µm/1µm), VGS=0V→-5V step=-10mV , VBS=0V→5V step=1V ,
VDS=-50mV .
temperature. We choose the current-limiting method to keep
the temperature stable. These curves (forward and backward
scan) in Fig.3 show the kink effect. The kink effect can occur
on MOSFET devices at sub-kelvin temperatures when the
|VDS | becomes sufficiently high [11]. For bulk silicon NMOS
devices at low temperatures, channel electron can gain enough
energy and produce electron-hole pairs by impact ionization
when the VDS is higher than a certain value. The electrons
pass through the channel to the drain, and the holes migrate
towards the floating substrate. The floating substrate potential
increases due to the accumulation of holes, until the substrate-
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Fig. 3. (a,b)Output characteristics of thin TOX MOS at sub-kelvin temperature, the forward(backward) scan data is represented by red(blue) lines and dots.
(c,d)Output characteristics of thick TOX MOS at sub-kelvin temperature with forward scan. (e)Output characteristics of the large thin TOX NMOS device(W/L
= 10µm/10µm) at temperatures from 297K down to 270mK, VDS=0V→1.8V step=50mV , VGS=0.6V ,VBS=0V , delay time=0s.
source junction forms forward bias [11] [12]. The Vth reduces
with the increase of substrate potential. As the |VDS | increases,
the Vth decreases, resulting in the increase of drain-source
current (IDS).
Compared to PMOS devices, the kink effect in NMOS de-
vices appears at lower |VDS | voltage, and the amplification of
NMOS is bigger. Considering to the higher impact-ionization
multiplication factor of electrons compared to holes, NMOS
devices are more affected at sub-kelvin temperature compared
to PMOS devices [13].
Besides, we observed the current overshoot phenomenon
in Fig.3 when the scan model is forward scan. For forward
scan results of thin TOX PMOS, the current overshoot occurs
obviously while the test begins. The kink effect and current
overshoot phenomenon at cryogenic temperatures are related
to varying Vth with VDS . As shown in Fig.3(e), the kink effect
and current overshoot phenomenon attenuate and disappear
with the temperature increasing.
C. Current Overshoot and Discussion
The current overshoot phenomenon occurred in Fig.3(e)
at temperatures below 10K other than 15K [14]. This phe-
nomenon is related to the charge state of traps in the Si/SiO2
interface. The Si/SiO2 interface traps are silicon dangling-
bonds at the interface. In the case of on state NMOS devices
(forward scan), it can be seen that positive charging of traps
leading to the noticeable increase of the current at the begin-
ning of curves in Fig.4(a). The Vth decreases in the liner region
for NMOS devices owing to positive charge trapped in the
interface traps. When |VDS | is sufficiently high after reaching
the pinch-off point, the trapped charges in the interface can
be released at sub-kelvin temperature [14]. The Vth increases
and the amplitude of IDS curves decreases in the saturation
region as the |VDS | increases, as shown in Fig.4(a,b).
We measured the current overshoot with various delay time
and two scan models. In Fig.4(c), the maximum amplitude
of curves is 7.59µA for 0s delay time, and the peak value
decreases when the scan delay time increases. Predictably,
the peak will disappear on the sufficient scan delay time.
We do not observe the current overshoot in Fig.4(d), plotted
results with backward scan model. For PMOS devices, the
current overshoot phenomenon also occurred at sub-kelvin
temperatures in Fig.4(e,f). The relation between the current
overshoot phenomenon and the scan delay time implies the
charge state of traps in the Si/SiO2 interface [14] [8].
IV. MODELING
A. EKV Model for Large Devices
The EKV MOSFET model is applicable to MOSFET de-
vices in low-voltage and low-current applications [15]. And
this model is compact and accurate with a few parameters
[16] [17]. The output characteristics of MOFET devices are
abnormal at sub-kelvin temperature because of kink effect and
current overshoot, and the data of thick TOX large devices
is insufficient by the limitation of the cooling power. Given
this, we choose the EKV 2.6 model to describe transfer
characteristics of thin TOX large MOSFET devices. For large
MOSFET devices, the intrinsic model parameters in Table
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Fig. 4. Current overshoot phenomenon in the thin TOX NMOS(a-d) device(W/L = 10µm/10µm) and PMOS(e,f) devices(W/L = 10µm/10µm) and at sub-
kelvin temperature. (a) IDS -VDS curves for different VGS ; (b) IDS /IMAX -VDS curves, normalized by IMAX which is the maximum current for each
curves in (a); (c) forward scan with different delay time; (d) backward scan with different delay time; (e) forward scan for the large thin TOX PMOS device
with different delay time; (f) forward scan for the large thick TOX PMOS device with different delay time.
II can describe transfer characteristics accurately, and the
short and narrow channel effects are ignored. The value of
parameters in Table II is for thin TOX PMOS devices.
TABLE II
THE INTRINSIC MODEL PARAMETERS
Name(unit) Description Value
TOX(m) oxide thickness 4.27e-009
XJ(m) junction depth 1.6e-007
DW(m) channel width correction -1.6e-008
DL(m) channel length correction 7.6e-008
NSUB(cm−3) channel doping 1.0196e+017
UCRIT(V/m) longitudinal critical field 2.0e+6
VTO(V ) nominal threshold voltage -
KP(A/V 2) transconductance parameter -
GAMMA(
√
V ) body effect parameter -
THETA(1/V ) mobility reduction coefficient -
Parameters of TOX, XJ, DW, DL, and NSUB are from
BSIM4 model [18], and the parameter(UCRIT) can be set
as default. The value of PHI(bulk Fermi potential) parameter
is calculated with NSUB parameter. The value of Tnom is -
272.88K(270mK), which is the nominal temperature of model
parameters. We ignore the intrinsic parameters temperature
dependence in EKV model because Tnom is set as 270mK
equal to test temperature. Equations of interest are presented
below [17] [19] [20].
PHI = 2Vt × ln(NSUB × 10
6
ni(Tnom)
) (1)
where ni(Tnom) is intrinsic carrier concentration,
Vt =
kT
q
(2)
The expression of IDS is
IDS = IF − IR (3)
IF is the forward current and IR is the reverse current.
IF (R) = IS × ln2[1 + exp(
VG − V TO − nVS(D)
2nVt
)] (4)
where the specific current
IS = 2nβVt, n = 1 +
GAMMA
2
√
Vp + PHI + 4Vt
(5)
Considering the mobility reduction due to vertical field,
β = KP × Leff
Weff
× 1
1 + THETA× VP (6)
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where VP is the pinch-off voltage for large devices.
Fig. 5. IDS -VGS curves of large thin TOX NMOS(a,b) and PMOS(c,d)
devices at sub-kelvin temperature measured(symbols) and simulated(solid
lines). The bias condition is same to 1. Model parameters are given in Table
III(NMOS) and Table IV(PMOS).
TABLE III
PARAMETERS FOR THE LARGE THIN TOX NMOS DEVICE
Region liner saturation
VTO(V ) 0.5208 0.46403
GAMMA(
√
V ) 0.50534 0.6024
KP(A/V 2) 0.0017217 0.0017958
THETA(1/V ) 0.462 0.31198
RMS(%) 1.05 0.19
TABLE IV
PARAMETERS FOR THE LARGE THIN TOX PMOS DEVICE
Region liner saturation
VTO(V ) -0.7676 -0.74
GAMMA(
√
V ) 0.66736 0.675
KP(A/V 2) 0.00018393 0.0001806
THETA(1/V ) 0.32242 0.37118
RMS(%) 1.52 0.38
B. Parameters Extraction and Modeling
The parameters extraction is performed by BSIMProPlus
with semi-empirical methods. We import the test data of thin
TOX large MOEFET devices into the software and set value
of TOX, XJ etc. The degree of agreement(described as RMS
Error) between the simulation data and the test data changes
with VTO, KP, GAMMA and THETA. After these parameters
have been adjusted properly, the RMS Error declines to less
than 5% (Fig.5).
The value of |VTO| in Table III and Table IV decreases from
liner region to saturation region, which means the |Vth| of large
devices varies with operating modes. The explanation of the
kink effect is validated. Comparing the value of parameters in
liner region with the value of parameters in saturation region,
the numerical difference of NMOS is greater than PMOS. It
is proved that NMOS devices are more affected at sub-kelvin
temperature compared to PMOS devices.
V. CONCLUSION
The SMIC 0.18µm bulk CMOS technology is tested and
characterized at sub-kelvin temperature. It is demonstrated that
MOSFET devices are still operating at sub-kelvin temperature.
The kink effect and current overshoot phenomenon have been
shown and explained. The EKV2.6 library with parameters
extracted from transfer characteristics of thin TOX large
devices at sub-kelvin temperature. The obtained results have
proven the EKV2.6 library extracted is suited to describe
transfer characteristics of thin TOX large devices at 270mK.
This work contributes to research on characteristics of devices
and cryogenic CMOS circuits design for quantum chips.
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